This project aims to develop an RTL model for a programmable accelerator for hyperdimensional computing (HDC), a brain-inspired approach that uses high-dimensional vectors for data processing. HDC is particularly suitable for resource-constrained environments because it avoids complex matrix multiplications, relying instead on efficient bitwise operations that can be implemented on hardware like FPGAs or ASICs. […]
Read More